

BAP: A Binary Analysis Platform

David Brumley

Ivan Jager

Thanassis Avgerinos

Edward J. Schwartz

Carnegie Mellon University

3 Simple Lines

```
add %eax, %ebx ; ebx = eax+ebx ( sets OF, SF, ZF, AF, CF, PF)
shl %cl, %ebx  ; ebx = ebx << cl ( sets OF, SF, ZF, AF, CF, PF)
jc error       ; jump to error if carry flag is set
```

Can you reach the error?

SHL Specification

INSTRUCTION SET REFERENCE, N-2

INSTRUCTION SET REFERENCE, N-2

INSTRUCTION SET REFERENCE, N-2

SAL/SAR/SHL/SHR—Shift

Opcode***	Instruction	Op/En	64-Bit Mode	Compat/Leg Mode	Description
DO /4	SAL <i>r/m8</i> , 1	A	Valid	Valid	Multiply <i>r/m8</i> by 2, once.
REX + DO /4	SAL <i>r/m8**</i> , 1	A	Valid	N.E.	Multiply <i>r/m8</i> by 2, once.
D2 /4	SAL <i>r/m8</i> , CL	B	Valid	Valid	Multiply <i>r/m8</i> by 2, CL times.
REX + D2 /4	SAL <i>r/m8**</i> , CL	B	Valid	N.E.	Multiply <i>r/m8</i> by 2, CL times.
CO /4 <i>ib</i>	SAL <i>r/m8</i> , imm8	C	Valid	Valid	Multiply <i>r/m8</i> by 2, imm8 times.
REX + CO /4 <i>ib</i>	SAL <i>r/m8**</i> , imm8	C	Valid	N.E.	Multiply <i>r/m8</i> by 2, imm8 times.
D1 /4	SAL <i>r/m16</i> , 1	A	Valid	Valid	Multiply <i>r/m16</i> by 2, once.
D3 /4	SAL <i>r/m16</i> , CL	B	Valid	Valid	Multiply <i>r/m16</i> by 2, CL times.
C1 /4 <i>ib</i>	SAL <i>r/m16</i> , imm8	C	Valid	Valid	Multiply <i>r/m16</i> by 2, imm8 times.
D1 /4	SAL <i>r/m32</i> , 1	A	Valid	Valid	Multiply <i>r/m32</i> by 2, once.
REXW + D1 /4	SAL <i>r/m64</i> , 1	A	Valid	N.E.	Multiply <i>r/m64</i> by 2, once.
D3 /4	SAL <i>r/m32</i> , CL	B	Valid	Valid	Multiply <i>r/m32</i> by 2, CL times.
REXW + D3 /4	SAL <i>r/m64</i> , CL	B	Valid	N.E.	Multiply <i>r/m64</i> by 2, CL times.
C1 /4 <i>ib</i>	SAL <i>r/m32</i> , imm8	C	Valid	Valid	Multiply <i>r/m32</i> by 2, imm8 times.
REXW + C1 /4 <i>ib</i>	SAL <i>r/m64</i> , imm8	C	Valid	N.E.	Multiply <i>r/m64</i> by 2, imm8 times.
DO /7	SAR <i>r/m8</i> , 1	A	Valid	Valid	Signed divide* <i>r/m8</i> by 2, once.
REX + DO /7	SAR <i>r/m8**</i> , 1	A	Valid	N.E.	Signed divide* <i>r/m8</i> by 2, once.
D2 /7	SAR <i>r/m8</i> , CL	B	Valid	Valid	Signed divide* <i>r/m8</i> by 2, CL times.
REX + D2 /7	SAR <i>r/m8**</i> , CL	B	Valid	N.E.	Signed divide* <i>r/m8</i> by 2, CL times.
CO /7 <i>ib</i>	SAR <i>r/m8</i> , imm8	C	Valid	Valid	Signed divide* <i>r/m8</i> by 2, imm8 times.
REXW + CO /7 <i>ib</i>	SAR <i>r/m8**</i> , imm8	C	Valid	N.E.	Signed divide* <i>r/m8</i> by 2, imm8 times.

Opcode	Instruction	Op/En	64-Bit Mode	Compat/Leg Mode	Description
D1 /7	SAR <i>r/m16</i> , 1	A	Valid	Valid	Signed divide* <i>r/m16</i> by 2, once.
D3 /7	SAR <i>r/m16</i> , CL	B	Valid	Valid	Signed divide* <i>r/m16</i> by 2, CL times.
C1 /7 <i>ib</i>	SAR <i>r/m16</i> , imm8	C	Valid	Valid	Signed divide* <i>r/m16</i> by 2, imm8 times.
D1 /7	SAR <i>r/m32</i> , 1	A	Valid	Valid	Signed divide* <i>r/m32</i> by 2, once.
REXW + D1 /7	SAR <i>r/m64</i> , 1	A	Valid	N.E.	Signed divide* <i>r/m64</i> by 2, once.
D3 /7	SAR <i>r/m32</i> , CL	B	Valid	Valid	Signed divide* <i>r/m32</i> by 2, CL times.
REXW + D3 /7	SAR <i>r/m64</i> , CL	B	Valid	N.E.	Signed divide* <i>r/m64</i> by 2, CL times.
C1 /7 <i>ib</i>	SAR <i>r/m32</i> , imm8	C	Valid	Valid	Signed divide* <i>r/m32</i> by 2, imm8 times.
REXW + C1 /7 <i>ib</i>	SAR <i>r/m64</i> , imm8	C	Valid	N.E.	Signed divide* <i>r/m64</i> by 2, imm8 times.
DO /4	SHL <i>r/m8</i> , 1	A	Valid	Valid	Multiply <i>r/m8</i> by 2, once.
REX + DO /4	SHL <i>r/m8**</i> , 1	A	Valid	N.E.	Multiply <i>r/m8</i> by 2, once.
D2 /4	SHL <i>r/m8</i> , CL	B	Valid	Valid	Multiply <i>r/m8</i> by 2, CL times.
REX + D2 /4	SHL <i>r/m8**</i> , CL	B	Valid	N.E.	Multiply <i>r/m8</i> by 2, CL times.
CO /4 <i>ib</i>	SHL <i>r/m8</i> , imm8	C	Valid	Valid	Multiply <i>r/m8</i> by 2, imm8 times.
REX + CO /4 <i>ib</i>	SHL <i>r/m8**</i> , imm8	C	Valid	N.E.	Multiply <i>r/m8</i> by 2, imm8 times.
D1 /4	SHL <i>r/m16</i> , 1	A	Valid	Valid	Multiply <i>r/m16</i> by 2, once.
D3 /4	SHL <i>r/m16</i> , CL	B	Valid	Valid	Multiply <i>r/m16</i> by 2, CL times.
C1 /4 <i>ib</i>	SHL <i>r/m16</i> , imm8	C	Valid	Valid	Multiply <i>r/m16</i> by 2, imm8 times.
D1 /4	SHL <i>r/m32</i> , 1	A	Valid	Valid	Multiply <i>r/m32</i> by 2, once.
REXW + D1 /4	SHL <i>r/m64</i> , 1	A	Valid	N.E.	Multiply <i>r/m64</i> by 2, once.
D3 /4	SHL <i>r/m32</i> , CL	B	Valid	Valid	Multiply <i>r/m32</i> by 2, CL times.
REXW + D3 /4	SHL <i>r/m64</i> , CL	B	Valid	N.E.	Multiply <i>r/m64</i> by 2, CL times.

Opcode	Instruction	Op/En	64-Bit Mode	Compat/Leg Mode	Description
C1 /4 <i>ib</i>	SHL <i>r/m32</i> , imm8	C	Valid	Valid	Multiply <i>r/m32</i> by 2, imm8 times.
REXW + C1 /4 <i>ib</i>	SHL <i>r/m64</i> , imm8	C	Valid	N.E.	Multiply <i>r/m64</i> by 2, imm8 times.
DO /5	SHR <i>r/m8</i> , 1	A	Valid	Valid	Unsigned divide <i>r/m8</i> by 2, once.
REX + DO /5	SHR <i>r/m8**</i> , 1	A	Valid	N.E.	Unsigned divide <i>r/m8</i> by 2, once.
D2 /5	SHR <i>r/m8</i> , CL	B	Valid	Valid	Unsigned divide <i>r/m8</i> by 2, CL times.
REX + D2 /5	SHR <i>r/m8**</i> , CL	B	Valid	N.E.	Unsigned divide <i>r/m8</i> by 2, CL times.
CO /5 <i>ib</i>	SHR <i>r/m8</i> , imm8	C	Valid	Valid	Unsigned divide <i>r/m8</i> by 2, imm8 times.
REX + CO /5 <i>ib</i>	SHR <i>r/m8**</i> , imm8	C	Valid	N.E.	Unsigned divide <i>r/m8</i> by 2, imm8 times.
D1 /5	SHR <i>r/m16</i> , 1	A	Valid	Valid	Unsigned divide <i>r/m16</i> by 2, once.
D3 /5	SHR <i>r/m16</i> , CL	B	Valid	Valid	Unsigned divide <i>r/m16</i> by 2, CL times.
C1 /5 <i>ib</i>	SHR <i>r/m16</i> , imm8	C	Valid	Valid	Unsigned divide <i>r/m16</i> by 2, imm8 times.
D1 /5	SHR <i>r/m32</i> , 1	A	Valid	Valid	Unsigned divide <i>r/m32</i> by 2, once.
REXW + D1 /5	SHR <i>r/m64</i> , 1	A	Valid	N.E.	Unsigned divide <i>r/m64</i> by 2, once.
D3 /5	SHR <i>r/m32</i> , CL	B	Valid	Valid	Unsigned divide <i>r/m32</i> by 2, CL times.
REXW + D3 /5	SHR <i>r/m64</i> , CL	B	Valid	N.E.	Unsigned divide <i>r/m64</i> by 2, CL times.
C1 /5 <i>ib</i>	SHR <i>r/m32</i> , imm8	C	Valid	Valid	Unsigned divide <i>r/m32</i> by 2, imm8 times.
REXW + C1 /5 <i>ib</i>	SHR <i>r/m64</i> , imm8	C	Valid	N.E.	Unsigned divide <i>r/m64</i> by 2, imm8 times.

INSTRUCTION SET REFERENCE, N-2

NOTES:

* Not the same form of division as IDIV; rounding is toward negative infinity.
** In 64-bit mode, *r/m8* can not be encoded to access the following byte registers if a REX prefix is used: R8, R9, CL, DIL.
***See IA-32 Architecture Compatibility section below.

Instruction Operand Encoding				
Op/En	Operand 1	Operand 2	Operand 3	Operand 4
A	ModR/m (<i>r</i> , <i>w</i>)	1	NA	NA
B	ModR/m (<i>r</i> , <i>w</i>)	CL (<i>i</i>)	NA	NA
C	ModR/m (<i>r</i> , <i>w</i>)	imm8	NA	NA

Description

Shifts the bits in the first operand (destination operand) to the left or right by the number of bits specified in the second operand (count operand). Bits shifted beyond the destination operand boundary are first shifted into the CF flag, then discarded. At the end of the shift operation, the CF flag contains the last bit shifted out of the destination operand.

The destination operand can be a register or a memory location. The count operand can be an immediate value or the CL register. The count is masked to 5 bits (or 6 bits if in 64-bit mode and REX.W is used). The count range is limited to 0 to 31 (or 63 if 64-bit mode and REX.W is used). A special opcode encoding is provided for a count of 1.

The shift arithmetic left (SAL) and shift logical left (SHL) instructions perform the same operation; they shift the bits in the destination operand to the left (toward more significant bit locations). For each shift count, the most significant bit of the destination operand is shifted into the CF flag, and the least significant bit is cleared (see Figure 7-7 in the *Intel® 64 and IA-32 Architectures Software Developer's Manual*, Volume 1).

The shift arithmetic right (SAR) and shift logical right (SHR) instructions shift the bits of the destination operand to the right (toward less significant bit locations). For each shift count, the least significant bit of the destination operand is shifted into the CF flag, and the most significant bit is either set or cleared depending on the instruction type. The SHR instruction clears the most significant bit (see Figure 7-8 in the *Intel® 64 and IA-32 Architectures Software Developer's Manual*, Volume 1); the SAR instruction fills the empty bit position's shifted value with the sign of the unshifted value (see Figure 7-9 in the *Intel® 64 and IA-32 Architectures Software Developer's Manual*, Volume 1).

SAL/SAR/SHL/SHR—Shift

Vol. 2B 4-353

INSTRUCTION SET REFERENCE, N-2

The SAR and SHR instructions can be used to perform signed or unsigned division, respectively, of the destination operand by powers of 2. For example, using the SAR instruction to shift a signed integer 1 bit to the right divides the value by 2. Using the SAR instruction to perform a division operation does not produce the same result as the IDIV instruction. The quotient from the IDIV instruction is rounded toward zero, whereas the "quotient" of the SAR instruction is rounded toward negative infinity. This difference is apparent only for negative numbers. For example, when the IDIV instruction is used to divide -9 by 4, the result is -2 with a remainder of -1. If the SAR instruction is used to shift -9 right by two bits, the result is -3 and the "remainder" is -3; however, the SAR instruction stores only the most significant bit of the remainder (in the CF flag).

The CF flag is affected only on 1-bit shifts. For left shifts, the CF flag is set to 0 if the most-significant bit of the result is the same as the CF flag (that is, the top two bits of the original operand were the same); otherwise, it is set to 1. For the SAR instruction, the CF flag is cleared for all 1-bit shifts. For the SHR instruction, the CF flag is set to the most-significant bit of the original operand.

In 64-bit mode, the instruction's default operation size is 32 bits and the mask width for CL is 5 bits. Using a REX prefix in the form of REX.R permits access to additional registers (R8-R15). Using a REX prefix in the form of REX.W promotes operation to 64-bits and sets the mask width for CL to 6 bits. See the summary chart at the beginning of this section for encoding data and limits.

IA-32 Architecture Compatibility
The 8086 does not mask the shift count. However, all x86-32 processors (starting with the Intel 286 processor) do mask the shift count to 5 bits, resulting in a maximum count of 31. This masking is done in all operating modes (including the virtual-8086 mode) to reduce the maximum execution time of the instructions.

Operation
If 64-bit mode and using REX.W
THEN
countMASK ← 3FH
ELSE
countMASK ← 1FH
FI
tempCOUNT ← (COUNT and countMASK)
tempDEST ← DEST
WHILE (tempCOUNT ≠ 0)
DO
IF instruction is SAL or SHL
THEN
CF ← MSB(DEST)
ELSE IF instruction is SAR or SHR
THEN
CF ← LSB(DEST)
FI
tempCOUNT ← tempCOUNT - 1;
DO;

SAL/SAR/SHL/SHR—Shift

Vol. 2B 4-357

INSTRUCTION SET REFERENCE, N-2

ELSE (* Instruction is SAR or SHR *)
CF ← LSB(DEST);
FI
IF instruction is SAL or SHL
THEN
DEST ← DEST + 2;
ELSE
IF instruction is SAR
THEN
DEST ← DEST / 2; (* Signed divide, rounding toward negative infinity *)
ELSE (* Instruction is SHR *)
DEST ← DEST / 2; (* Unsigned divide *)
FI
tempCOUNT ← tempCOUNT - 1;
DO;

(* Determine overflow for the various instructions *)

IF (COUNT and countMASK) = 1

THEN

IF instruction is SAL or SHL

THEN

OF ← MSB(DEST) XOR CF;

ELSE

IF instruction is SAR

THEN

OF ← 0;

ELSE (* Instruction is SHR *)

OF ← MSB(tempDEST);

FI
FI
ELSE IF (COUNT and countMASK) = 0

THEN

All flags unchanged;

ELSE (* COUNT not 1 or 0 *)

OF ← undefined.

FI
FI

Flags Affected

The CF flag contains the value of the last bit shifted out of the destination operand; it is undefined for SHL and SHR instructions where the count is greater than or equal to the size (in bits) of the destination operands. The CF flag is affected only for 1-bit

4-358 Vol. 2B

SAL/SAR/SHL/SHR—Shift

SAL/SAR/SHL/SHR—Shift

Vol. 2B 4-355

INSTRUCTION SET REFERENCE, N-2

shifts (see "Description" above); otherwise, it is undefined. The SF, ZF, and PF flags are set according to the result. If the count is 0, the flags are not affected. For a non-zero count, the AF flag is undefined.

Protected Mode Exceptions

#GP(0) If the destination is located in a non-writable segment.
If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
If the DS, ES, FS, or GS register contains a NULL segment selector.
#SS(0) If a memory operand effective address is outside the SS segment limit.
#PF(fault-code) If a page fault occurs.
#AC(0) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.
#UD If the LOCK prefix is used.

Real-Address Mode Exceptions

#GP If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
#SS If a memory operand effective address is outside the SS segment limit.
#UD If the LOCK prefix is used.

Virtual-8086 Mode Exceptions

#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
#SS(0) If a memory operand effective address is outside the SS segment limit.
#PF(fault-code) If a page fault occurs.
#AC(0) If alignment checking is enabled and an unaligned memory reference is made.
#UD If the LOCK prefix is used.

Compatibility Mode Exceptions

Same exceptions as in protected mode.

64-Bit Mode Exceptions

#SS(0) If a memory operand referencing the SS segment is in a non-canonical form.
#GP(0) If the memory address is in a non-canonical form.

SAL/SAR/SHL/SHR—Shift

Vol. 2B 4-359

4-356 Vol. 2B

SAL/SAR/SHL/SHR—Shift

INSTRUCTION SET REFERENCE, N-2

#PF(fault-code) If a page fault occurs.
#AC(0) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.
#UD If the LOCK prefix is used.

(taken from Intel Manual)


4-360 Vol. 2B

SAL/SAR/SHL/SHR—Shift


Dynamic Symbolic Execution on Binaries

[Schwartz et al, USENIX'11]


- Finding inputs that explore different paths after executing 100,000s of assembly instructions



Compiler-like Design



Static & Dynamic Analysis



A Simple Intermediate Language


- Consists of 17 language constructs
 - 7 statements and 10 expressions

`program ::= stmt*`

`stmt ::= var := exp | jmp exp | cjmp exp,exp,exp | assert exp
| label label_kind | addr address | special string`

- Our binary symbolic executor consists of ~250 lines of OCaml code

Extensible Program Analysis




Verification Condition Generation

- BAP provides support for the following VC generation algorithms:
 - Dijkstra's WP
 - Flanagan & Saxe's WP
 - Directionless WP
 - Forward Symbolic Execution
- Interfaces to SMT solvers
 - Support for SMTLIB1 & SMTLIB2 formats

Static Checking of Safety Properties

[Jager et al, TR'10]

- GNU coreutils leaf functions
 - Integer overflows
 - Memory overwrites
- Formula optimizations improved performance up to 8x




BAP in research

Q: Return-Oriented Programming

[Schwartz et al, USENIX'11]

- Finding byte-sequences (gadgets) that perform certain actions



Many Applications in Security

Don't redo the engineering. Do the science.

ATTACK PREVENTION

Brumley et al,
Automatic Signature
Generation

Newsome et al, Sling:
Defending Against
Zero-Day Attacks

Tucek et al, Sweeper:
Defending against fast
worms

MALWARE ANALYSIS

Kang et al, Renovo: Hidden
Code Extraction from
Packed Executables

Brumley et al, Bitscope:
Automatically Dissecting
Malware

Yin et al, Panorama:
Information Flow Analysis
to Uncover Malware

REVERSE ENGINEERING


Brumley et al,
Automatic Deviation
Detection

Caballero et al, Polyglot:
Automatic Extraction of
Protocol Message Format

EXPLOIT GENERATION

Brumley et al, Patch-
based Exploit Generation

Are we alone?



Conclusion

- BAP is the newest incarnation of our framework for binary analysis
- BAP comes with a variety of algorithms and features to make analysis easier
- You can download it for free at:

<http://bap.ece.cmu.edu/>

BAP 0.3 just came out!

Thank you!

thanassis@cmu.edu

<http://www.ece.cmu.edu/~aavgerin>

<http://bap.ece.cmu.edu/>

Questions?